

What is claimed is:

- 1 1. A semiconductor transistor comprising:
- 2 a semiconductor substrate of a first conductivity type having a top surface;
- 3 a source region of a second conductivity type; opposite the first conductivity type
- 4 in the semiconductor substrate;
- 5 a drain region of the second conductivity type spaced from the source region in
- 6 the semiconductor substrate;
- 7 a trench having substantially upright vertical sidewalls and a bottom surface, at a
- 8 desired depth below the top surface, formed in the semiconductor substrate intermediate
- 9 the source and drain regions which are disposed at depths in the substrate approximately
- 10 greater than the desired depth of the trench;
- 11 a channel region formed beneath the bottom surface of the trench and immediately
- 12 contiguous the source and drain regions;
- 13 a trench-to-gate insulating layer formed in the trench;
- 14 a trench floating gate electrode; formed on the trench-to-gate insulating layer
- 15 inside the trench and having a top surface;
- 16 an inter-gate dielectric layer formed on the top surface of the trench floating gate
- 17 electrode; and
- 18 a control gate electrode formed on the inter-gate dielectric layer.
- 1 2. The semiconductor transistor of claim 1 wherein the trench-to-gate insulating
- 2 layer further comprises:

09629780-073100

3 a trenched gate dielectric spacer formed on the substantially upright vertical
4 sidewalls inside the trench; and

5 a trenched gate tunneling dielectric formed on the bottom surface inside the
6 trench.

1 3. The semiconductor transistor of claim 1 wherein the trench-to-gate insulating
2 layer is thicker on the substantially upright vertical sidewalls inside the trench than on the
3 bottom surface inside the trench.

1 4. The semiconductor transistor of claim 1 further comprising:
2 sidewall dopings of the first conductivity type disposed immediately contiguous the
3 substantially vertical sidewalls of the trench and laterally spacing each of the source and
4 drain regions from the trench.

1 5. The semiconductor transistor of claim 1 wherein the source region and drain
2 region are formed by a self-limited lateral diffusion process.

1 6. The semiconductor transistor of claim 1 wherein the source region and drain
2 region are each disposed contiguous portions of the sidewalls and the bottom of the
3 trench.

1 7. The semiconductor transistor of claim 1 wherein the top surface of the trenched
2 gate electrode is substantially planar to the top surface of the semiconductor substrate.

1 8. A semiconductor transistor comprising:
2 a semiconductor substrate of a first conductivity type having a top surface;
3 a source region of a second conductivity type opposite the first conductivity type
4 in the semiconductor substrate;

5 a drain region of the second conductivity type spaced from the source region in
6 the semiconductor substrate;

7 a trench having substantially upright vertical sidewalls and a bottom surface
8 formed in the semiconductor substrate intermediate the source and drain regions;

9 a channel region formed in the semiconductor substrate beneath the bottom
10 surface of the trench and immediately contiguous the source and drain regions;

11 a trench-to-gate insulating layer formed on the sidewalls and bottom of the trench;

12 a trenched floating gate electrode having a top surface and formed inside the
13 trench on the trench-to-gate insulating layer;

an inter-gate dielectric layer formed on the top surface of the trenched floating gate electrode; and

16 a control gate electrode formed on the inter-gate dielectric layer;

17 wherein the source region and drain region are each disposed contiguous portions
18 of the sidewalls and of the bottom of the trench.

1 9. The semiconductor transistor of claim 8 further comprising:

sidewall dopings of the first conductivity type disposed immediately contiguous the substantially upright vertical sidewalls of the trench and laterally spacing each of the source and drain regions from the trench.

1 10. The semiconductor transistor of claim 8 wherein the top surface of the trenched
2 gate electrode is substantially planar to the top surface of the semiconductor substrate.

1 11. A semiconductor substrate comprising an array of multiple device structures, each
2 device structure spaced from other device structures and comprising:

007E20 08262960

3 a source diffusion region of one conductivity type formed in the semiconductor

4 substrate;

5 a drain diffusion region of the one conductivity type formed in the semiconductor

6 substrate spaced from the source diffusion region;

7 a trench region formed in the semiconductor substrate intermediate the source and
8 drain diffusion regions;

9 a first layer of insulating material formed in said trench region;

10 a first gate electrode disposed in the trench region and formed on the first layer of
11 insulating material and having a top surface;

12 a second layer of insulating material formed on the semiconductor substrate and

13 disposed on the top surface of the first gate electrode for electrically isolating the first
14 gate electrode; and

15 a second gate electrode formed on the second layer of insulating material.

1 12. The semiconductor device of claim 11 wherein the one conductivity type is
2 n-type.

1 13. The semiconductor device of claim 11 wherein the one conductivity type is
2 p-type.

1 14. The semiconductor device of claim 11 further comprising sidewall dopings of a
2 second conductivity type opposite the one conductivity type, formed in the
3 semiconductor substrate immediately contiguous the substantially vertical sides of the
4 trench and laterally spacing each of the source and drain regions from the trench.

1 15. The semiconductor device of claim 11 further comprising a first sidewall doping
2 region and a second sidewall doping region, each of a second conductivity type opposite

3 the one conductivity type, formed in the semiconductor substrate, with first sidewall
4 doping region disposed between the trench region and the source region, and with said
5 second sidewall doping region disposed between the trench region and the drain region.

1 16. A method for fabricating a semiconductor device with a trenched gate comprising:
2 etching a trench having substantially upright vertical sidewalls and a bottom
3 surface in a semiconductor substrate;
4 forming a trench-to-gate insulating layer inside the trench;
5 forming a trenched gate electrode on the trench-to-gate insulating layer inside the
6 trench;
7 forming a source region and a drain region in the semiconductor substrate;
8 forming an inter-gate dielectric layer on a top surface of the trenched gate
9 electrode; and
10 forming a control gate electrode on a top surface of the inter-gate dielectric layer.

1 17. The method of claim 16 wherein the step of forming a trenched gate electrode
2 further comprises the steps of:
3 depositing a layer of polysilicon on the trench-to-gate insulating layer inside the
4 trench; and
5 planarizing the layer of polysilicon to substantially planar orientation with a top
6 surface of the semiconductor substrate.

1 18. The method of claim 16 further comprising the step of implanting the
2 semiconductor substrate to form sidewall dopings in the substrate laterally spacing each
3 of the source and drain regions from the trench.

19. The method of claim 16 wherein the step of forming a source region and a drain region comprises a self-limiting diffusion process.

20 The method of claim 16 further comprising, after etching the trench in the semiconductor substrate, forming sidewall dopings in the semiconductor substrate by implanting the semiconductor substrate with dopant impurities at an angle which is approximately between 15 and 75 degrees.

Add C3

09529780.073100